 |
 サイトマップEnglish Site |
 |
|
|
ホーム  製品情報 ソフトウェア GPF-4116
|
 |
|
|
| ![[GPF-4116]](/images/catalog/soft/gpf4116.gif) |
| 特長 |
| >>The GPF-4116 can transmit/receive HDLC frames in free format.
>>The GPF-4116 automatically adds Frame Check Sequence (FCS) bytes into transmitting frames and removes them from received frames. >>The GPF-4116 can transmit/receive up to 16384-byte data as one frame. >>The board contains transmission buffers to transfer data sequentially. >>The board contains reception buffers to prevent data loss while the software is executing the other processes. >>When events occur, the events are signaled. So you can handle interrupt events in the user mode, call the callback routine, and a message is posted to the specified window. >>The driver supports Interface intelligent HDLC communications modules. - The modules are equipped with a CPU. This feature reduces the burden on the computer or CPU board. - Up to eight channel communications are controllable*. - Up to 48 channel digital input/output are controllable*. * Only for PCI/CTP/CPZ-423108Q, PCI/CPZ-423208Q. |
| 対応OS |
            |
| 対象製品型式 |
|
| 対応言語 |
| Microsoft Visual C++ 4.2, 5.0, 6.0, .NET 2002, .NET 2003, 2005, 2008, 2010
Microsoft Visual C# .NET 2002, .NET 2003, 2005, 2008, 2010 Microsoft Visual Basic 4.0(32 bit version), 5.0, 6.0, .NET 2002, .NET 2003, 2005, 2008, 2010 Borland Delphi 3.0, 3.1, 4.0, 5.0, 6.0, 7.0 Borland C++Builder 1.0, 3.0, 4.0, 5.0, 6.0 Borland C++ 5.0 |
| DLL関数一覧 |
| HDLC | ||
| 1 | HdlcOpen | Opens a port and enables access to the port. |
| 2 | HdlcClose | Closes a port and releases the resources. Any subsequent accesses to the port are forbidden. |
| 3 | HdlcSendFrame | Transmits frame to remote stations. |
| 4 | HdlcGetFrameCount | Retrieves the number of frames stored in the reception buffers. |
| 5 | HdlcGetFrameLength | Retrieves the frame length stored in the head reception buffers. |
| 6 | HdlcReceiveFrame | Retrieves HDLC frames from the reception buffers. |
| 7 | HdlcGetStatus | Retrieves the current status of the HDLC port. |
| 8 | HdlcSetControlLine | Sets control signals of the HDLC port. |
| 9 | HdlcGetControlLine | Retrieves the status of the control signals of the HDLC port. |
| 10 | HdlcClearBuffer | Discards the transmission/reception buffers. |
| 11 | HdlcSetEventMask | Sets the event mask. |
| 12 | HdlcGetEventMask | Retrieves the event mask. |
| 13 | HdlcEventRequestPending | Waits for events. |
| 14 | HdlcCheckIdle | Retrieves the idle status. |
| 15 | HdlcSetIdleTimer | Configures the idle detection time. |
| 16 | HdlcGetIdleTimer | Retrieves the idle detection time. |
| 17 | HdlcSetCableTermination | Configures the termination for RS-485. |
| 18 | HdlcGetCableTermination | Retrieves the termination for RS-485. |
| 19 | HdlcGetTmoduleStatus | Retrives the connection status of the HDLC moule. |
| 20 | HdlcSetTmodulePower | Controls the power supply of the HDLC module. |
| 21 | HdlcSetFlag | Configures leading flag/trailing flag. |
| 22 | HdlcGetFlag | Retrieves leading flag/trailing flag. |
| 23 | HdlcCommonGetPciDeviceInfo | Retrieves the resources. |
| 24 | CallBackProc | Is a placeholder for a callback routine. |
| Digital Input/Output | ||
| 1 | SdioOpen | Opens a digital input/output device of the HDLC module and enables to access to the module. |
| 2 | SdioClose | Closes a digital input/output device of the HDLC module and releases the resources. Any subsequent accesses to the module are forbidden. |
| 3 | SdioInputPoint | Reads the input pin status. |
| 4 | SdioOutputPoint | Writes output pin status. |
| 5 | SdioInputByte | Reads the status of the specified 8 input pins. (BYTE access) |
| 6 | SdioInputWord | Reads the status of the specified 16 input pins. (WORD access) |
| 7 | SdioInputDword | Reads the status of the specified 32 input pins. (DWORD access) |
| 8 | SdioOutputByte | Writes the status of the specified 8 output pins. (BYTE access) |
| 9 | SdioOutputWord | Writes the status of the specified 16 output pins. (WORD access) |
| 10 | SdioOutputDword | Writes the status of the specified 32 output pins. (DWORD access) |
| 11 | SdioSetLatchLogic | Specifies the STB signal logic that input signal is latched. |
| 12 | SdioGetLatchLogicv | Retrieves the STB signal logic that input signal is latched. |
| 13 | SdioInputLatchPoint | Reads the status of the latched input pin. |
| 14 | SdioInputLatchByte | Reads the status of the latched 8 input pins. (BYTE access) |
| 15 | SdioInputLatchWord | Reads the status of the latched 16 input pins. (WORD access) |
| 16 | SdioInputLatchDword | Reads the status of the latched 32 input pins. (DWORD access) |
| 17 | SdioSetEvent | Specifies the event to be used when an interrupt occurs because the status of the STB signal changes. |
| 18 | SdioSetEventLogic | Configures the interrupt logic of STB signal. |
| 19 | SdioGetEventLogic | Retrieves the interrupt logic of STB signal. |
| 20 | SdioGetTmoduleStatus | Retrieves the connection status of the HDLC modules. |
| 21 | SdioSetTmodulePower | Controls the power supply of the HDLC module. |
| 22 | CallBackProc | Is a placeholder for the callback functions that is called when interrupt occurs. |
| 23 | SdioCommonGetDeviceInfo | Retrieves the resource information of devices. |
| © 2013 Interface Corporation. All rights reserved. |
| |||||||||||||||||||||||||
